Linux amd.servercpanel.com 5.14.0-570.25.1.el9_6.x86_64 #1 SMP PREEMPT_DYNAMIC Wed Jul 9 04:57:09 EDT 2025 x86_64
LiteSpeed
Server IP : 161.248.188.165 & Your IP : 216.73.216.219
Domains :
Cant Read [ /etc/named.conf ]
User : oishifashion
Terminal
Auto Root
Create File
Create Folder
Localroot Suggester
Backdoor Destroyer
Readme
/
usr /
include /
linux /
Delete
Unzip
Name
Size
Permission
Date
Action
android
[ DIR ]
drwxr-xr-x
2025-07-15 16:49
byteorder
[ DIR ]
drwxr-xr-x
2025-07-15 16:49
caif
[ DIR ]
drwxr-xr-x
2025-07-15 16:49
can
[ DIR ]
drwxr-xr-x
2025-07-15 16:49
cifs
[ DIR ]
drwxr-xr-x
2025-07-15 16:49
dvb
[ DIR ]
drwxr-xr-x
2025-07-15 16:49
genwqe
[ DIR ]
drwxr-xr-x
2025-07-15 16:49
hdlc
[ DIR ]
drwxr-xr-x
2025-07-15 16:49
hsi
[ DIR ]
drwxr-xr-x
2025-07-15 16:49
iio
[ DIR ]
drwxr-xr-x
2025-07-15 16:49
isdn
[ DIR ]
drwxr-xr-x
2025-07-15 16:49
misc
[ DIR ]
drwxr-xr-x
2025-07-15 16:49
mmc
[ DIR ]
drwxr-xr-x
2025-07-15 16:49
netfilter
[ DIR ]
drwxr-xr-x
2025-07-15 16:49
netfilter_arp
[ DIR ]
drwxr-xr-x
2025-07-15 16:49
netfilter_bridge
[ DIR ]
drwxr-xr-x
2025-07-15 16:49
netfilter_ipv4
[ DIR ]
drwxr-xr-x
2025-07-15 16:49
netfilter_ipv6
[ DIR ]
drwxr-xr-x
2025-07-15 16:49
nfsd
[ DIR ]
drwxr-xr-x
2025-07-15 16:49
raid
[ DIR ]
drwxr-xr-x
2025-07-15 16:49
sched
[ DIR ]
drwxr-xr-x
2025-07-15 16:49
spi
[ DIR ]
drwxr-xr-x
2025-07-15 16:49
sunrpc
[ DIR ]
drwxr-xr-x
2025-07-15 16:49
surface_aggregator
[ DIR ]
drwxr-xr-x
2025-07-15 16:49
tc_act
[ DIR ]
drwxr-xr-x
2025-07-15 16:49
tc_ematch
[ DIR ]
drwxr-xr-x
2025-07-15 16:49
usb
[ DIR ]
drwxr-xr-x
2025-07-15 16:49
a.out.h
6.73
KB
-rw-r--r--
2025-07-09 09:26
acct.h
3.82
KB
-rw-r--r--
2025-07-09 09:26
acrn.h
16.29
KB
-rw-r--r--
2025-07-09 09:26
adb.h
1.11
KB
-rw-r--r--
2025-07-09 09:26
adfs_fs.h
993
B
-rw-r--r--
2025-07-09 09:26
affs_hardblocks.h
1.54
KB
-rw-r--r--
2025-07-09 09:26
agpgart.h
3.85
KB
-rw-r--r--
2025-07-09 09:26
aio_abi.h
3.32
KB
-rw-r--r--
2025-07-09 09:26
am437x-vpfe.h
3.59
KB
-rw-r--r--
2025-07-09 09:26
apm_bios.h
3.6
KB
-rw-r--r--
2025-07-09 09:26
arcfb.h
213
B
-rw-r--r--
2025-07-09 09:26
arm_sdei.h
2.69
KB
-rw-r--r--
2025-07-09 09:26
aspeed-lpc-ctrl.h
1.74
KB
-rw-r--r--
2025-07-09 09:26
aspeed-p2a-ctrl.h
1.86
KB
-rw-r--r--
2025-07-09 09:26
atalk.h
1023
B
-rw-r--r--
2025-07-09 09:26
atm.h
7.7
KB
-rw-r--r--
2025-07-09 09:26
atm_eni.h
648
B
-rw-r--r--
2025-07-09 09:26
atm_he.h
406
B
-rw-r--r--
2025-07-09 09:26
atm_idt77105.h
955
B
-rw-r--r--
2025-07-09 09:26
atm_nicstar.h
1.25
KB
-rw-r--r--
2025-07-09 09:26
atm_tcp.h
1.58
KB
-rw-r--r--
2025-07-09 09:26
atm_zatm.h
1.5
KB
-rw-r--r--
2025-07-09 09:26
atmapi.h
952
B
-rw-r--r--
2025-07-09 09:26
atmarp.h
1.27
KB
-rw-r--r--
2025-07-09 09:26
atmbr2684.h
3.19
KB
-rw-r--r--
2025-07-09 09:26
atmclip.h
576
B
-rw-r--r--
2025-07-09 09:26
atmdev.h
7.5
KB
-rw-r--r--
2025-07-09 09:26
atmioc.h
1.61
KB
-rw-r--r--
2025-07-09 09:26
atmlec.h
2.33
KB
-rw-r--r--
2025-07-09 09:26
atmmpc.h
4.13
KB
-rw-r--r--
2025-07-09 09:26
atmppp.h
639
B
-rw-r--r--
2025-07-09 09:26
atmsap.h
4.85
KB
-rw-r--r--
2025-07-09 09:26
atmsvc.h
1.81
KB
-rw-r--r--
2025-07-09 09:26
audit.h
21.06
KB
-rw-r--r--
2025-07-09 09:26
auto_dev-ioctl.h
4.87
KB
-rw-r--r--
2025-07-09 09:26
auto_fs.h
6.28
KB
-rw-r--r--
2025-07-09 09:26
auto_fs4.h
451
B
-rw-r--r--
2025-07-09 09:26
auxvec.h
1.56
KB
-rw-r--r--
2025-07-09 09:26
ax25.h
2.76
KB
-rw-r--r--
2025-07-09 09:26
batadv_packet.h
19.87
KB
-rw-r--r--
2025-07-09 09:26
batman_adv.h
16.49
KB
-rw-r--r--
2025-07-09 09:26
baycom.h
883
B
-rw-r--r--
2025-07-09 09:26
bcm933xx_hcs.h
419
B
-rw-r--r--
2025-07-09 09:26
bfs_fs.h
1.86
KB
-rw-r--r--
2025-07-09 09:26
binfmts.h
776
B
-rw-r--r--
2025-07-09 09:26
bits.h
447
B
-rw-r--r--
2025-07-09 09:26
blkpg.h
904
B
-rw-r--r--
2025-07-09 09:26
blktrace_api.h
4.59
KB
-rw-r--r--
2025-07-09 09:26
blkzoned.h
6.34
KB
-rw-r--r--
2025-07-09 09:26
bpf.h
272.11
KB
-rw-r--r--
2025-07-09 09:26
bpf_common.h
1.33
KB
-rw-r--r--
2025-07-09 09:26
bpf_perf_event.h
529
B
-rw-r--r--
2025-07-09 09:26
bpfilter.h
465
B
-rw-r--r--
2025-07-09 09:26
bpqether.h
981
B
-rw-r--r--
2025-07-09 09:26
bsg.h
2.44
KB
-rw-r--r--
2025-07-09 09:26
bt-bmc.h
572
B
-rw-r--r--
2025-07-09 09:26
btf.h
5.46
KB
-rw-r--r--
2025-07-09 09:26
btrfs.h
29.85
KB
-rw-r--r--
2025-07-09 09:26
btrfs_tree.h
25.22
KB
-rw-r--r--
2025-07-09 09:26
cachefiles.h
1.61
KB
-rw-r--r--
2025-07-09 09:26
can.h
11.03
KB
-rw-r--r--
2025-07-09 09:26
capability.h
13.17
KB
-rw-r--r--
2025-07-09 09:26
capi.h
3.05
KB
-rw-r--r--
2025-07-09 09:26
cciss_defs.h
3.2
KB
-rw-r--r--
2025-07-09 09:26
cciss_ioctl.h
2.7
KB
-rw-r--r--
2025-07-09 09:26
ccs.h
767
B
-rw-r--r--
2025-07-09 09:26
cdrom.h
28.87
KB
-rw-r--r--
2025-07-09 09:26
cec-funcs.h
53.14
KB
-rw-r--r--
2025-07-09 09:26
cec.h
40.47
KB
-rw-r--r--
2025-07-09 09:26
cfm_bridge.h
1.42
KB
-rw-r--r--
2025-07-09 09:26
cgroupstats.h
2.17
KB
-rw-r--r--
2025-07-09 09:26
chio.h
5.16
KB
-rw-r--r--
2025-07-09 09:26
close_range.h
377
B
-rw-r--r--
2025-07-09 09:26
cm4000_cs.h
1.76
KB
-rw-r--r--
2025-07-09 09:26
cn_proc.h
4.05
KB
-rw-r--r--
2025-07-09 09:26
coda.h
17.79
KB
-rw-r--r--
2025-07-09 09:26
coff.h
12.25
KB
-rw-r--r--
2025-07-09 09:26
connector.h
2.2
KB
-rw-r--r--
2025-07-09 09:26
const.h
987
B
-rw-r--r--
2025-07-09 09:26
coresight-stm.h
747
B
-rw-r--r--
2025-07-09 09:26
cramfs_fs.h
3.47
KB
-rw-r--r--
2025-07-09 09:26
cryptouser.h
5.2
KB
-rw-r--r--
2025-07-09 09:26
cuda.h
905
B
-rw-r--r--
2025-07-09 09:26
cxl_mem.h
7.73
KB
-rw-r--r--
2025-07-09 09:26
cycx_cfm.h
2.92
KB
-rw-r--r--
2025-07-09 09:26
dcbnl.h
24.7
KB
-rw-r--r--
2025-07-09 09:26
dccp.h
6.29
KB
-rw-r--r--
2025-07-09 09:26
devlink.h
22.3
KB
-rw-r--r--
2025-07-09 09:26
dlm.h
2.49
KB
-rw-r--r--
2025-07-09 09:26
dlm_device.h
2.48
KB
-rw-r--r--
2025-07-09 09:26
dlm_netlink.h
1.13
KB
-rw-r--r--
2025-07-09 09:26
dlm_plock.h
894
B
-rw-r--r--
2025-07-09 09:26
dlmconstants.h
4.96
KB
-rw-r--r--
2025-07-09 09:26
dm-ioctl.h
11.48
KB
-rw-r--r--
2025-07-09 09:26
dm-log-userspace.h
14.83
KB
-rw-r--r--
2025-07-09 09:26
dma-buf.h
5.12
KB
-rw-r--r--
2025-07-09 09:26
dma-heap.h
1.36
KB
-rw-r--r--
2025-07-09 09:26
dn.h
4.53
KB
-rw-r--r--
2025-07-09 09:26
dns_resolver.h
3.86
KB
-rw-r--r--
2025-07-09 09:26
dpll.h
7.19
KB
-rw-r--r--
2025-07-09 09:26
dqblk_xfs.h
9.17
KB
-rw-r--r--
2025-07-09 09:26
edd.h
5.47
KB
-rw-r--r--
2025-07-09 09:26
efs_fs_sb.h
2.17
KB
-rw-r--r--
2025-07-09 09:26
elf-em.h
2.57
KB
-rw-r--r--
2025-07-09 09:26
elf-fdpic.h
1.1
KB
-rw-r--r--
2025-07-09 09:26
elf.h
14.69
KB
-rw-r--r--
2025-07-09 09:26
errno.h
23
B
-rw-r--r--
2025-07-09 09:26
errqueue.h
1.94
KB
-rw-r--r--
2025-07-09 09:26
erspan.h
1.03
KB
-rw-r--r--
2025-07-09 09:26
ethtool.h
100.09
KB
-rw-r--r--
2025-07-09 09:26
ethtool_netlink.h
29.87
KB
-rw-r--r--
2025-07-09 09:26
eventfd.h
264
B
-rw-r--r--
2025-07-09 09:26
eventpoll.h
2.84
KB
-rw-r--r--
2025-07-09 09:26
f2fs.h
3.22
KB
-rw-r--r--
2025-07-09 09:26
fadvise.h
842
B
-rw-r--r--
2025-07-09 09:26
falloc.h
3.5
KB
-rw-r--r--
2025-07-09 09:26
fanotify.h
6.64
KB
-rw-r--r--
2025-07-09 09:26
fb.h
16.09
KB
-rw-r--r--
2025-07-09 09:26
fcntl.h
4.22
KB
-rw-r--r--
2025-07-09 09:26
fd.h
11.83
KB
-rw-r--r--
2025-07-09 09:26
fdreg.h
5.24
KB
-rw-r--r--
2025-07-09 09:26
fib_rules.h
1.99
KB
-rw-r--r--
2025-07-09 09:26
fiemap.h
2.71
KB
-rw-r--r--
2025-07-09 09:26
filter.h
2.16
KB
-rw-r--r--
2025-07-09 09:26
firewire-cdev.h
43.2
KB
-rw-r--r--
2025-07-09 09:26
firewire-constants.h
3.16
KB
-rw-r--r--
2025-07-09 09:26
fou.h
819
B
-rw-r--r--
2025-07-09 09:26
fpga-dfl.h
8.52
KB
-rw-r--r--
2025-07-09 09:26
fs.h
12.88
KB
-rw-r--r--
2025-07-09 09:26
fscrypt.h
6.41
KB
-rw-r--r--
2025-07-09 09:26
fsi.h
2.2
KB
-rw-r--r--
2025-07-09 09:26
fsl_hypervisor.h
7.13
KB
-rw-r--r--
2025-07-09 09:26
fsl_mc.h
734
B
-rw-r--r--
2025-07-09 09:26
fsmap.h
4.29
KB
-rw-r--r--
2025-07-09 09:26
fsverity.h
3.11
KB
-rw-r--r--
2025-07-09 09:26
fuse.h
25.36
KB
-rw-r--r--
2025-07-09 09:26
futex.h
5.98
KB
-rw-r--r--
2025-07-09 09:26
gameport.h
897
B
-rw-r--r--
2025-07-09 09:26
gen_stats.h
1.49
KB
-rw-r--r--
2025-07-09 09:26
genetlink.h
2.19
KB
-rw-r--r--
2025-07-09 09:26
gfs2_ondisk.h
14.43
KB
-rw-r--r--
2025-07-09 09:26
gpio.h
19.46
KB
-rw-r--r--
2025-07-09 09:26
gsmmux.h
4.4
KB
-rw-r--r--
2025-07-09 09:26
gtp.h
734
B
-rw-r--r--
2025-07-09 09:26
handshake.h
1.61
KB
-rw-r--r--
2025-07-09 09:26
hash_info.h
971
B
-rw-r--r--
2025-07-09 09:26
hdlc.h
637
B
-rw-r--r--
2025-07-09 09:26
hdlcdrv.h
2.84
KB
-rw-r--r--
2025-07-09 09:26
hdreg.h
22.17
KB
-rw-r--r--
2025-07-09 09:26
hid.h
2.04
KB
-rw-r--r--
2025-07-09 09:26
hiddev.h
6.2
KB
-rw-r--r--
2025-07-09 09:26
hidraw.h
1.95
KB
-rw-r--r--
2025-07-09 09:26
hpet.h
743
B
-rw-r--r--
2025-07-09 09:26
hsr_netlink.h
1.08
KB
-rw-r--r--
2025-07-09 09:26
hw_breakpoint.h
742
B
-rw-r--r--
2025-07-09 09:26
hyperv.h
10.89
KB
-rw-r--r--
2025-07-09 09:26
i2c-dev.h
1.83
KB
-rw-r--r--
2025-07-09 09:26
i2c.h
6.73
KB
-rw-r--r--
2025-07-09 09:26
i2o-dev.h
11.28
KB
-rw-r--r--
2025-07-09 09:26
i8k.h
1.49
KB
-rw-r--r--
2025-07-09 09:26
icmp.h
4.67
KB
-rw-r--r--
2025-07-09 09:26
icmpv6.h
4.2
KB
-rw-r--r--
2025-07-09 09:26
idxd.h
9.11
KB
-rw-r--r--
2025-07-09 09:26
if.h
10.67
KB
-rw-r--r--
2025-07-09 09:26
if_addr.h
1.84
KB
-rw-r--r--
2025-07-09 09:26
if_addrlabel.h
721
B
-rw-r--r--
2025-07-09 09:26
if_alg.h
1.53
KB
-rw-r--r--
2025-07-09 09:26
if_arcnet.h
3.63
KB
-rw-r--r--
2025-07-09 09:26
if_arp.h
6.41
KB
-rw-r--r--
2025-07-09 09:26
if_bonding.h
5.02
KB
-rw-r--r--
2025-07-09 09:26
if_bridge.h
20.18
KB
-rw-r--r--
2025-07-09 09:26
if_cablemodem.h
986
B
-rw-r--r--
2025-07-09 09:26
if_eql.h
1.32
KB
-rw-r--r--
2025-07-09 09:26
if_ether.h
8.21
KB
-rw-r--r--
2025-07-09 09:26
if_fc.h
1.7
KB
-rw-r--r--
2025-07-09 09:26
if_fddi.h
4.27
KB
-rw-r--r--
2025-07-09 09:26
if_hippi.h
4.14
KB
-rw-r--r--
2025-07-09 09:26
if_infiniband.h
1.22
KB
-rw-r--r--
2025-07-09 09:26
if_link.h
52.83
KB
-rw-r--r--
2025-07-09 09:26
if_ltalk.h
210
B
-rw-r--r--
2025-07-09 09:26
if_macsec.h
6.35
KB
-rw-r--r--
2025-07-09 09:26
if_packet.h
7.99
KB
-rw-r--r--
2025-07-09 09:26
if_phonet.h
424
B
-rw-r--r--
2025-07-09 09:26
if_plip.h
660
B
-rw-r--r--
2025-07-09 09:26
if_ppp.h
29
B
-rw-r--r--
2025-07-09 09:26
if_pppol2tp.h
3.23
KB
-rw-r--r--
2025-07-09 09:26
if_pppox.h
4.76
KB
-rw-r--r--
2025-07-09 09:26
if_slip.h
872
B
-rw-r--r--
2025-07-09 09:26
if_team.h
2.54
KB
-rw-r--r--
2025-07-09 09:26
if_tun.h
4
KB
-rw-r--r--
2025-07-09 09:26
if_tunnel.h
5.36
KB
-rw-r--r--
2025-07-09 09:26
if_vlan.h
1.79
KB
-rw-r--r--
2025-07-09 09:26
if_x25.h
881
B
-rw-r--r--
2025-07-09 09:26
if_xdp.h
4.89
KB
-rw-r--r--
2025-07-09 09:26
ife.h
351
B
-rw-r--r--
2025-07-09 09:26
igmp.h
2.99
KB
-rw-r--r--
2025-07-09 09:26
ila.h
1.22
KB
-rw-r--r--
2025-07-09 09:26
in.h
10.15
KB
-rw-r--r--
2025-07-09 09:26
in6.h
7.36
KB
-rw-r--r--
2025-07-09 09:26
in_route.h
936
B
-rw-r--r--
2025-07-09 09:26
inet_diag.h
4.9
KB
-rw-r--r--
2025-07-09 09:26
inotify.h
3.21
KB
-rw-r--r--
2025-07-09 09:26
input-event-codes.h
29.5
KB
-rw-r--r--
2025-07-09 09:26
input.h
15.84
KB
-rw-r--r--
2025-07-09 09:26
io_uring.h
20.4
KB
-rw-r--r--
2025-07-09 09:26
ioctl.h
163
B
-rw-r--r--
2025-07-09 09:26
iommufd.h
28.39
KB
-rw-r--r--
2025-07-09 09:26
ioprio.h
4.08
KB
-rw-r--r--
2025-07-09 09:26
ip.h
4.7
KB
-rw-r--r--
2025-07-09 09:26
ip6_tunnel.h
1.91
KB
-rw-r--r--
2025-07-09 09:26
ip_vs.h
13.8
KB
-rw-r--r--
2025-07-09 09:26
ipc.h
2.05
KB
-rw-r--r--
2025-07-09 09:26
ipmi.h
15.08
KB
-rw-r--r--
2025-07-09 09:26
ipmi_bmc.h
488
B
-rw-r--r--
2025-07-09 09:26
ipmi_msgdefs.h
3.35
KB
-rw-r--r--
2025-07-09 09:26
ipmi_ssif_bmc.h
441
B
-rw-r--r--
2025-07-09 09:26
ipsec.h
947
B
-rw-r--r--
2025-07-09 09:26
ipv6.h
4.07
KB
-rw-r--r--
2025-07-09 09:26
ipv6_route.h
1.86
KB
-rw-r--r--
2025-07-09 09:26
ipx.h
2.29
KB
-rw-r--r--
2025-07-09 09:26
irqnr.h
104
B
-rw-r--r--
2025-07-09 09:26
iso_fs.h
6.33
KB
-rw-r--r--
2025-07-09 09:26
isst_if.h
14.92
KB
-rw-r--r--
2025-07-09 09:26
ivtv.h
2.95
KB
-rw-r--r--
2025-07-09 09:26
ivtvfb.h
1.18
KB
-rw-r--r--
2025-07-09 09:26
jffs2.h
6.66
KB
-rw-r--r--
2025-07-09 09:26
joystick.h
3.35
KB
-rw-r--r--
2025-07-09 09:26
kcm.h
822
B
-rw-r--r--
2025-07-09 09:26
kcmp.h
522
B
-rw-r--r--
2025-07-09 09:26
kcov.h
1.92
KB
-rw-r--r--
2025-07-09 09:26
kd.h
6.3
KB
-rw-r--r--
2025-07-09 09:26
kdev_t.h
383
B
-rw-r--r--
2025-07-09 09:26
kernel-page-flags.h
900
B
-rw-r--r--
2025-07-09 09:26
kernel.h
194
B
-rw-r--r--
2025-07-09 09:26
kernelcapi.h
1019
B
-rw-r--r--
2025-07-09 09:26
kexec.h
2.05
KB
-rw-r--r--
2025-07-09 09:26
keyboard.h
13.14
KB
-rw-r--r--
2025-07-09 09:26
keyctl.h
5.86
KB
-rw-r--r--
2025-07-09 09:26
kfd_ioctl.h
56.75
KB
-rw-r--r--
2025-07-09 09:26
kfd_sysfs.h
5.1
KB
-rw-r--r--
2025-07-09 09:26
kvm.h
46.76
KB
-rw-r--r--
2025-07-09 09:26
kvm_para.h
1001
B
-rw-r--r--
2025-07-09 09:26
l2tp.h
5.61
KB
-rw-r--r--
2025-07-09 09:26
landlock.h
10.14
KB
-rw-r--r--
2025-07-09 09:26
libc-compat.h
8.09
KB
-rw-r--r--
2025-07-09 09:26
limits.h
937
B
-rw-r--r--
2025-07-09 09:26
lirc.h
7.95
KB
-rw-r--r--
2025-07-09 09:26
llc.h
3.09
KB
-rw-r--r--
2025-07-09 09:26
loadpin.h
834
B
-rw-r--r--
2025-07-09 09:26
loop.h
3.32
KB
-rw-r--r--
2025-07-09 09:26
lp.h
4.09
KB
-rw-r--r--
2025-07-09 09:26
lsm.h
1.51
KB
-rw-r--r--
2025-07-09 09:26
lwtunnel.h
2.31
KB
-rw-r--r--
2025-07-09 09:26
magic.h
3.73
KB
-rw-r--r--
2025-07-09 09:26
major.h
4.55
KB
-rw-r--r--
2025-07-09 09:26
map_to_7segment.h
6.45
KB
-rw-r--r--
2025-07-09 09:26
matroxfb.h
1.43
KB
-rw-r--r--
2025-07-09 09:26
max2175.h
1.01
KB
-rw-r--r--
2025-07-09 09:26
mdio.h
23.78
KB
-rw-r--r--
2025-07-09 09:26
media-bus-format.h
6.75
KB
-rw-r--r--
2025-07-09 09:26
media.h
12.46
KB
-rw-r--r--
2025-07-09 09:26
mei.h
3.4
KB
-rw-r--r--
2025-07-09 09:26
mei_uuid.h
738
B
-rw-r--r--
2025-07-09 09:26
membarrier.h
9.14
KB
-rw-r--r--
2025-07-09 09:26
memfd.h
1.43
KB
-rw-r--r--
2025-07-09 09:26
mempolicy.h
2.51
KB
-rw-r--r--
2025-07-09 09:26
meye.h
2.47
KB
-rw-r--r--
2025-07-09 09:26
mii.h
9.27
KB
-rw-r--r--
2025-07-09 09:26
minix_fs.h
2.07
KB
-rw-r--r--
2025-07-09 09:26
mman.h
1.75
KB
-rw-r--r--
2025-07-09 09:26
mmtimer.h
2.07
KB
-rw-r--r--
2025-07-09 09:26
module.h
293
B
-rw-r--r--
2025-07-09 09:26
mount.h
4.9
KB
-rw-r--r--
2025-07-09 09:26
mpls.h
2.25
KB
-rw-r--r--
2025-07-09 09:26
mpls_iptunnel.h
761
B
-rw-r--r--
2025-07-09 09:26
mptcp.h
3.67
KB
-rw-r--r--
2025-07-09 09:26
mptcp_pm.h
4.3
KB
-rw-r--r--
2025-07-09 09:26
mqueue.h
2.15
KB
-rw-r--r--
2025-07-09 09:26
mroute.h
5.78
KB
-rw-r--r--
2025-07-09 09:26
mroute6.h
4.81
KB
-rw-r--r--
2025-07-09 09:26
mrp_bridge.h
1.67
KB
-rw-r--r--
2025-07-09 09:26
msdos_fs.h
6.57
KB
-rw-r--r--
2025-07-09 09:26
msg.h
3.31
KB
-rw-r--r--
2025-07-09 09:26
mtio.h
7.98
KB
-rw-r--r--
2025-07-09 09:26
nbd-netlink.h
2.35
KB
-rw-r--r--
2025-07-09 09:26
nbd.h
3.77
KB
-rw-r--r--
2025-07-09 09:26
ncsi.h
4.71
KB
-rw-r--r--
2025-07-09 09:26
ndctl.h
6.67
KB
-rw-r--r--
2025-07-09 09:26
neighbour.h
5.91
KB
-rw-r--r--
2025-07-09 09:26
net.h
2.04
KB
-rw-r--r--
2025-07-09 09:26
net_dropmon.h
2.85
KB
-rw-r--r--
2025-07-09 09:26
net_namespace.h
715
B
-rw-r--r--
2025-07-09 09:26
net_tstamp.h
5.97
KB
-rw-r--r--
2025-07-09 09:26
netconf.h
614
B
-rw-r--r--
2025-07-09 09:26
netdev.h
5.39
KB
-rw-r--r--
2025-07-09 09:26
netdevice.h
2.2
KB
-rw-r--r--
2025-07-09 09:26
netfilter.h
1.69
KB
-rw-r--r--
2025-07-09 09:26
netfilter_arp.h
445
B
-rw-r--r--
2025-07-09 09:26
netfilter_bridge.h
1.14
KB
-rw-r--r--
2025-07-09 09:26
netfilter_decnet.h
1.72
KB
-rw-r--r--
2025-07-09 09:26
netfilter_ipv4.h
1.45
KB
-rw-r--r--
2025-07-09 09:26
netfilter_ipv6.h
1.35
KB
-rw-r--r--
2025-07-09 09:26
netlink.h
12.09
KB
-rw-r--r--
2025-07-09 09:26
netlink_diag.h
1.49
KB
-rw-r--r--
2025-07-09 09:26
netrom.h
807
B
-rw-r--r--
2025-07-09 09:26
nexthop.h
3.97
KB
-rw-r--r--
2025-07-09 09:26
nfc.h
10.95
KB
-rw-r--r--
2025-07-09 09:26
nfs.h
4.36
KB
-rw-r--r--
2025-07-09 09:26
nfs2.h
1.43
KB
-rw-r--r--
2025-07-09 09:26
nfs3.h
2.4
KB
-rw-r--r--
2025-07-09 09:26
nfs4.h
6.54
KB
-rw-r--r--
2025-07-09 09:26
nfs4_mount.h
1.89
KB
-rw-r--r--
2025-07-09 09:26
nfs_fs.h
1.62
KB
-rw-r--r--
2025-07-09 09:26
nfs_idmap.h
2.19
KB
-rw-r--r--
2025-07-09 09:26
nfs_mount.h
2.09
KB
-rw-r--r--
2025-07-09 09:26
nfsacl.h
718
B
-rw-r--r--
2025-07-09 09:26
nfsd_netlink.h
1.95
KB
-rw-r--r--
2025-07-09 09:26
nilfs2_api.h
7.41
KB
-rw-r--r--
2025-07-09 09:26
nilfs2_ondisk.h
17.66
KB
-rw-r--r--
2025-07-09 09:26
nitro_enclaves.h
12.85
KB
-rw-r--r--
2025-07-09 09:26
nl80211.h
338.95
KB
-rw-r--r--
2025-07-09 09:26
nsfs.h
639
B
-rw-r--r--
2025-07-09 09:26
nubus.h
8
KB
-rw-r--r--
2025-07-09 09:26
nvme_ioctl.h
2.43
KB
-rw-r--r--
2025-07-09 09:26
nvram.h
532
B
-rw-r--r--
2025-07-09 09:26
omap3isp.h
20.36
KB
-rw-r--r--
2025-07-09 09:26
omapfb.h
5.78
KB
-rw-r--r--
2025-07-09 09:26
oom.h
511
B
-rw-r--r--
2025-07-09 09:26
openat2.h
1.42
KB
-rw-r--r--
2025-07-09 09:26
openvswitch.h
40.41
KB
-rw-r--r--
2025-07-09 09:26
packet_diag.h
1.63
KB
-rw-r--r--
2025-07-09 09:26
param.h
141
B
-rw-r--r--
2025-07-09 09:26
parport.h
3.56
KB
-rw-r--r--
2025-07-09 09:26
patchkey.h
892
B
-rw-r--r--
2025-07-09 09:26
pci.h
1.35
KB
-rw-r--r--
2025-07-09 09:26
pci_regs.h
60.58
KB
-rw-r--r--
2025-07-09 09:26
pcitest.h
920
B
-rw-r--r--
2025-07-09 09:26
perf_event.h
42.43
KB
-rw-r--r--
2025-07-09 09:26
personality.h
2.05
KB
-rw-r--r--
2025-07-09 09:26
pfkeyv2.h
10.32
KB
-rw-r--r--
2025-07-09 09:26
pfrut.h
7.8
KB
-rw-r--r--
2025-07-09 09:26
pg.h
2.34
KB
-rw-r--r--
2025-07-09 09:26
phantom.h
1.62
KB
-rw-r--r--
2025-07-09 09:26
phonet.h
4.57
KB
-rw-r--r--
2025-07-09 09:26
pidfd.h
256
B
-rw-r--r--
2025-07-09 09:26
pkt_cls.h
18.65
KB
-rw-r--r--
2025-07-09 09:26
pkt_sched.h
28.66
KB
-rw-r--r--
2025-07-09 09:26
pktcdvd.h
2.63
KB
-rw-r--r--
2025-07-09 09:26
pmu.h
5.32
KB
-rw-r--r--
2025-07-09 09:26
poll.h
22
B
-rw-r--r--
2025-07-09 09:26
posix_acl.h
1.22
KB
-rw-r--r--
2025-07-09 09:26
posix_acl_xattr.h
1.09
KB
-rw-r--r--
2025-07-09 09:26
posix_types.h
1.07
KB
-rw-r--r--
2025-07-09 09:26
ppdev.h
3.21
KB
-rw-r--r--
2025-07-09 09:26
ppp-comp.h
2.47
KB
-rw-r--r--
2025-07-09 09:26
ppp-ioctl.h
5.59
KB
-rw-r--r--
2025-07-09 09:26
ppp_defs.h
5.43
KB
-rw-r--r--
2025-07-09 09:26
pps.h
4.62
KB
-rw-r--r--
2025-07-09 09:26
pr.h
1.59
KB
-rw-r--r--
2025-07-09 09:26
prctl.h
10.81
KB
-rw-r--r--
2025-07-09 09:26
psample.h
2.57
KB
-rw-r--r--
2025-07-09 09:26
psci.h
5.02
KB
-rw-r--r--
2025-07-09 09:26
psp-dbc.h
5.16
KB
-rw-r--r--
2025-07-09 09:26
psp-sev.h
6.26
KB
-rw-r--r--
2025-07-09 09:26
ptp_clock.h
7.35
KB
-rw-r--r--
2025-07-09 09:26
ptrace.h
4.29
KB
-rw-r--r--
2025-07-09 09:26
qemu_fw_cfg.h
2.41
KB
-rw-r--r--
2025-07-09 09:26
qnx4_fs.h
2.27
KB
-rw-r--r--
2025-07-09 09:26
qnxtypes.h
624
B
-rw-r--r--
2025-07-09 09:26
qrtr.h
893
B
-rw-r--r--
2025-07-09 09:26
quota.h
6.16
KB
-rw-r--r--
2025-07-09 09:26
radeonfb.h
360
B
-rw-r--r--
2025-07-09 09:26
random.h
1.38
KB
-rw-r--r--
2025-07-09 09:26
rds.h
10.91
KB
-rw-r--r--
2025-07-09 09:26
reboot.h
1.31
KB
-rw-r--r--
2025-07-09 09:26
reiserfs_fs.h
775
B
-rw-r--r--
2025-07-09 09:26
reiserfs_xattr.h
533
B
-rw-r--r--
2025-07-09 09:26
remoteproc_cdev.h
1.08
KB
-rw-r--r--
2025-07-09 09:26
resource.h
2.32
KB
-rw-r--r--
2025-07-09 09:26
rfkill.h
6.45
KB
-rw-r--r--
2025-07-09 09:26
rio_cm_cdev.h
3.17
KB
-rw-r--r--
2025-07-09 09:26
rio_mport_cdev.h
9.11
KB
-rw-r--r--
2025-07-09 09:26
rkisp1-config.h
30.63
KB
-rw-r--r--
2025-07-09 09:26
romfs_fs.h
1.21
KB
-rw-r--r--
2025-07-09 09:26
rose.h
2.18
KB
-rw-r--r--
2025-07-09 09:26
route.h
2.28
KB
-rw-r--r--
2025-07-09 09:26
rpl.h
814
B
-rw-r--r--
2025-07-09 09:26
rpl_iptunnel.h
424
B
-rw-r--r--
2025-07-09 09:26
rpmsg.h
1.03
KB
-rw-r--r--
2025-07-09 09:26
rpmsg_types.h
288
B
-rw-r--r--
2025-07-09 09:26
rseq.h
4.79
KB
-rw-r--r--
2025-07-09 09:26
rtc.h
5.19
KB
-rw-r--r--
2025-07-09 09:26
rtnetlink.h
20.8
KB
-rw-r--r--
2025-07-09 09:26
rxrpc.h
4.81
KB
-rw-r--r--
2025-07-09 09:26
scc.h
4.52
KB
-rw-r--r--
2025-07-09 09:26
sched.h
6.12
KB
-rw-r--r--
2025-07-09 09:26
scif_ioctl.h
6.23
KB
-rw-r--r--
2025-07-09 09:26
screen_info.h
2.42
KB
-rw-r--r--
2025-07-09 09:26
sctp.h
35.18
KB
-rw-r--r--
2025-07-09 09:26
seccomp.h
5.6
KB
-rw-r--r--
2025-07-09 09:26
securebits.h
2.64
KB
-rw-r--r--
2025-07-09 09:26
sed-opal.h
5.29
KB
-rw-r--r--
2025-07-09 09:26
seg6.h
1.14
KB
-rw-r--r--
2025-07-09 09:26
seg6_genl.h
589
B
-rw-r--r--
2025-07-09 09:26
seg6_hmac.h
423
B
-rw-r--r--
2025-07-09 09:26
seg6_iptunnel.h
984
B
-rw-r--r--
2025-07-09 09:26
seg6_local.h
3.78
KB
-rw-r--r--
2025-07-09 09:26
selinux_netlink.h
1.17
KB
-rw-r--r--
2025-07-09 09:26
sem.h
2.98
KB
-rw-r--r--
2025-07-09 09:26
serial.h
4.9
KB
-rw-r--r--
2025-07-09 09:26
serial_core.h
4.93
KB
-rw-r--r--
2025-07-09 09:26
serial_reg.h
15.65
KB
-rw-r--r--
2025-07-09 09:26
serio.h
2.09
KB
-rw-r--r--
2025-07-09 09:26
sev-guest.h
2.47
KB
-rw-r--r--
2025-07-09 09:26
shm.h
3.71
KB
-rw-r--r--
2025-07-09 09:26
signal.h
388
B
-rw-r--r--
2025-07-09 09:26
signalfd.h
1.2
KB
-rw-r--r--
2025-07-09 09:26
smc.h
8.31
KB
-rw-r--r--
2025-07-09 09:26
smc_diag.h
2.77
KB
-rw-r--r--
2025-07-09 09:26
smiapp.h
1.03
KB
-rw-r--r--
2025-07-09 09:26
snmp.h
13.92
KB
-rw-r--r--
2025-07-09 09:26
sock_diag.h
1.27
KB
-rw-r--r--
2025-07-09 09:26
socket.h
919
B
-rw-r--r--
2025-07-09 09:26
sockios.h
6.69
KB
-rw-r--r--
2025-07-09 09:26
sonet.h
2.24
KB
-rw-r--r--
2025-07-09 09:26
sonypi.h
5.18
KB
-rw-r--r--
2025-07-09 09:26
sound.h
1.21
KB
-rw-r--r--
2025-07-09 09:26
soundcard.h
44.96
KB
-rw-r--r--
2025-07-09 09:26
stat.h
7.23
KB
-rw-r--r--
2025-07-09 09:26
stddef.h
1.69
KB
-rw-r--r--
2025-07-09 09:26
stm.h
1.25
KB
-rw-r--r--
2025-07-09 09:26
string.h
238
B
-rw-r--r--
2025-07-09 09:26
suspend_ioctls.h
1.4
KB
-rw-r--r--
2025-07-09 09:26
swab.h
6.76
KB
-rw-r--r--
2025-07-09 09:26
switchtec_ioctl.h
5.14
KB
-rw-r--r--
2025-07-09 09:26
sync_file.h
3.49
KB
-rw-r--r--
2025-07-09 09:26
synclink.h
8.77
KB
-rw-r--r--
2025-07-09 09:26
sysctl.h
25.3
KB
-rw-r--r--
2025-07-09 09:26
sysinfo.h
1.02
KB
-rw-r--r--
2025-07-09 09:26
target_core_user.h
4.52
KB
-rw-r--r--
2025-07-09 09:26
taskstats.h
8.13
KB
-rw-r--r--
2025-07-09 09:26
tcp.h
11.65
KB
-rw-r--r--
2025-07-09 09:26
tcp_metrics.h
1.94
KB
-rw-r--r--
2025-07-09 09:26
tdx-guest.h
1.27
KB
-rw-r--r--
2025-07-09 09:26
tee.h
13.09
KB
-rw-r--r--
2025-07-09 09:26
termios.h
172
B
-rw-r--r--
2025-07-09 09:26
thermal.h
3.23
KB
-rw-r--r--
2025-07-09 09:26
time.h
1.71
KB
-rw-r--r--
2025-07-09 09:26
time_types.h
1.24
KB
-rw-r--r--
2025-07-09 09:26
timerfd.h
936
B
-rw-r--r--
2025-07-09 09:26
times.h
278
B
-rw-r--r--
2025-07-09 09:26
timex.h
7.63
KB
-rw-r--r--
2025-07-09 09:26
tiocl.h
1.69
KB
-rw-r--r--
2025-07-09 09:26
tipc.h
8.62
KB
-rw-r--r--
2025-07-09 09:26
tipc_config.h
14.52
KB
-rw-r--r--
2025-07-09 09:26
tipc_netlink.h
9.17
KB
-rw-r--r--
2025-07-09 09:26
tipc_sockets_diag.h
468
B
-rw-r--r--
2025-07-09 09:26
tls.h
7.06
KB
-rw-r--r--
2025-07-09 09:26
toshiba.h
1.88
KB
-rw-r--r--
2025-07-09 09:26
tps6594_pfsm.h
1.13
KB
-rw-r--r--
2025-07-09 09:26
tty.h
1.55
KB
-rw-r--r--
2025-07-09 09:26
tty_flags.h
4.4
KB
-rw-r--r--
2025-07-09 09:26
types.h
1.6
KB
-rw-r--r--
2025-07-09 09:26
udf_fs_i.h
697
B
-rw-r--r--
2025-07-09 09:26
udmabuf.h
643
B
-rw-r--r--
2025-07-09 09:26
udp.h
1.65
KB
-rw-r--r--
2025-07-09 09:26
uhid.h
4.54
KB
-rw-r--r--
2025-07-09 09:26
uinput.h
9.04
KB
-rw-r--r--
2025-07-09 09:26
uio.h
732
B
-rw-r--r--
2025-07-09 09:26
uleds.h
798
B
-rw-r--r--
2025-07-09 09:26
ultrasound.h
4.46
KB
-rw-r--r--
2025-07-09 09:26
um_timetravel.h
3.87
KB
-rw-r--r--
2025-07-09 09:26
un.h
384
B
-rw-r--r--
2025-07-09 09:26
unistd.h
220
B
-rw-r--r--
2025-07-09 09:26
unix_diag.h
1.3
KB
-rw-r--r--
2025-07-09 09:26
usbdevice_fs.h
8.12
KB
-rw-r--r--
2025-07-09 09:26
usbip.h
1.47
KB
-rw-r--r--
2025-07-09 09:26
userfaultfd.h
10.68
KB
-rw-r--r--
2025-07-09 09:26
userio.h
1.48
KB
-rw-r--r--
2025-07-09 09:26
utime.h
223
B
-rw-r--r--
2025-07-09 09:26
utsname.h
669
B
-rw-r--r--
2025-07-09 09:26
uuid.h
28
B
-rw-r--r--
2025-07-09 09:26
uvcvideo.h
2.57
KB
-rw-r--r--
2025-07-09 09:26
v4l2-common.h
2.01
KB
-rw-r--r--
2025-07-09 09:26
v4l2-controls.h
94.59
KB
-rw-r--r--
2025-07-09 09:26
v4l2-dv-timings.h
30.39
KB
-rw-r--r--
2025-07-09 09:26
v4l2-mediabus.h
5.3
KB
-rw-r--r--
2025-07-09 09:26
v4l2-subdev.h
9.76
KB
-rw-r--r--
2025-07-09 09:26
vbox_err.h
7.09
KB
-rw-r--r--
2025-07-09 09:26
vbox_vmmdev_types.h
11.38
KB
-rw-r--r--
2025-07-09 09:26
vboxguest.h
9.15
KB
-rw-r--r--
2025-07-09 09:26
vdpa.h
1.74
KB
-rw-r--r--
2025-07-09 09:26
vduse.h
9.58
KB
-rw-r--r--
2025-07-09 09:26
version.h
374
B
-rw-r--r--
2025-07-09 09:26
veth.h
224
B
-rw-r--r--
2025-07-09 09:26
vfio.h
70.12
KB
-rw-r--r--
2025-07-09 09:26
vfio_ccw.h
1.29
KB
-rw-r--r--
2025-07-09 09:26
vfio_zdev.h
2.48
KB
-rw-r--r--
2025-07-09 09:26
vhost.h
8.24
KB
-rw-r--r--
2025-07-09 09:26
vhost_types.h
4.77
KB
-rw-r--r--
2025-07-09 09:26
videodev2.h
98.83
KB
-rw-r--r--
2025-07-09 09:26
virtio_9p.h
2
KB
-rw-r--r--
2025-07-09 09:26
virtio_balloon.h
5.16
KB
-rw-r--r--
2025-07-09 09:26
virtio_blk.h
9.75
KB
-rw-r--r--
2025-07-09 09:26
virtio_bt.h
910
B
-rw-r--r--
2025-07-09 09:26
virtio_config.h
4.36
KB
-rw-r--r--
2025-07-09 09:26
virtio_console.h
3.08
KB
-rw-r--r--
2025-07-09 09:26
virtio_crypto.h
13.56
KB
-rw-r--r--
2025-07-09 09:26
virtio_fs.h
573
B
-rw-r--r--
2025-07-09 09:26
virtio_gpio.h
1.7
KB
-rw-r--r--
2025-07-09 09:26
virtio_gpu.h
11.28
KB
-rw-r--r--
2025-07-09 09:26
virtio_i2c.h
1.16
KB
-rw-r--r--
2025-07-09 09:26
virtio_ids.h
3.7
KB
-rw-r--r--
2025-07-09 09:26
virtio_input.h
2.46
KB
-rw-r--r--
2025-07-09 09:26
virtio_iommu.h
3.84
KB
-rw-r--r--
2025-07-09 09:26
virtio_mem.h
6.99
KB
-rw-r--r--
2025-07-09 09:26
virtio_mmio.h
4.85
KB
-rw-r--r--
2025-07-09 09:26
virtio_net.h
14.72
KB
-rw-r--r--
2025-07-09 09:26
virtio_pci.h
7.3
KB
-rw-r--r--
2025-07-09 09:26
virtio_pcidev.h
2.33
KB
-rw-r--r--
2025-07-09 09:26
virtio_pmem.h
641
B
-rw-r--r--
2025-07-09 09:26
virtio_ring.h
8.52
KB
-rw-r--r--
2025-07-09 09:26
virtio_rng.h
265
B
-rw-r--r--
2025-07-09 09:26
virtio_scmi.h
637
B
-rw-r--r--
2025-07-09 09:26
virtio_scsi.h
5.94
KB
-rw-r--r--
2025-07-09 09:26
virtio_snd.h
12.86
KB
-rw-r--r--
2025-07-09 09:26
virtio_types.h
2.1
KB
-rw-r--r--
2025-07-09 09:26
virtio_vsock.h
3.27
KB
-rw-r--r--
2025-07-09 09:26
vm_sockets.h
7.18
KB
-rw-r--r--
2025-07-09 09:26
vm_sockets_diag.h
963
B
-rw-r--r--
2025-07-09 09:26
vmcore.h
455
B
-rw-r--r--
2025-07-09 09:26
vsockmon.h
1.84
KB
-rw-r--r--
2025-07-09 09:26
vt.h
2.99
KB
-rw-r--r--
2025-07-09 09:26
vtpm_proxy.h
1.68
KB
-rw-r--r--
2025-07-09 09:26
wait.h
682
B
-rw-r--r--
2025-07-09 09:26
watch_queue.h
3.41
KB
-rw-r--r--
2025-07-09 09:26
watchdog.h
2.28
KB
-rw-r--r--
2025-07-09 09:26
wireguard.h
7.57
KB
-rw-r--r--
2025-07-09 09:26
wireless.h
41.7
KB
-rw-r--r--
2025-07-09 09:26
wmi.h
1.72
KB
-rw-r--r--
2025-07-09 09:26
wwan.h
295
B
-rw-r--r--
2025-07-09 09:26
x25.h
3.48
KB
-rw-r--r--
2025-07-09 09:26
xattr.h
2.95
KB
-rw-r--r--
2025-07-09 09:26
xdp_diag.h
1.43
KB
-rw-r--r--
2025-07-09 09:26
xfrm.h
12.33
KB
-rw-r--r--
2025-07-09 09:26
xilinx-v4l2-controls.h
2.91
KB
-rw-r--r--
2025-07-09 09:26
zorro.h
3.22
KB
-rw-r--r--
2025-07-09 09:26
zorro_ids.h
29.26
KB
-rw-r--r--
2025-07-09 09:26
Save
Rename
/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */ /* * V4L2 DV timings header. * * Copyright (C) 2012-2016 Hans Verkuil <hans.verkuil@cisco.com> */ #ifndef _V4L2_DV_TIMINGS_H #define _V4L2_DV_TIMINGS_H #if __GNUC__ < 4 || (__GNUC__ == 4 && (__GNUC_MINOR__ < 6)) /* Sadly gcc versions older than 4.6 have a bug in how they initialize anonymous unions where they require additional curly brackets. This violates the C1x standard. This workaround adds the curly brackets if needed. */ #define V4L2_INIT_BT_TIMINGS(_width, args...) \ { .bt = { _width , ## args } } #else #define V4L2_INIT_BT_TIMINGS(_width, args...) \ .bt = { _width , ## args } #endif /* CEA-861-F timings (i.e. standard HDTV timings) */ #define V4L2_DV_BT_CEA_640X480P59_94 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(640, 480, 0, 0, \ 25175000, 16, 96, 48, 10, 2, 33, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 1) \ } /* Note: these are the nominal timings, for HDMI links this format is typically * double-clocked to meet the minimum pixelclock requirements. */ #define V4L2_DV_BT_CEA_720X480I59_94 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(720, 480, 1, 0, \ 13500000, 19, 62, 57, 4, 3, 15, 4, 3, 16, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_HALF_LINE | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_PICTURE_ASPECT | V4L2_DV_FL_HAS_CEA861_VIC, \ { 4, 3 }, 6) \ } #define V4L2_DV_BT_CEA_720X480P59_94 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(720, 480, 0, 0, \ 27000000, 16, 62, 60, 9, 6, 30, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_PICTURE_ASPECT | \ V4L2_DV_FL_HAS_CEA861_VIC, { 4, 3 }, 2) \ } /* Note: these are the nominal timings, for HDMI links this format is typically * double-clocked to meet the minimum pixelclock requirements. */ #define V4L2_DV_BT_CEA_720X576I50 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(720, 576, 1, 0, \ 13500000, 12, 63, 69, 2, 3, 19, 2, 3, 20, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_HALF_LINE | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_PICTURE_ASPECT | V4L2_DV_FL_HAS_CEA861_VIC, \ { 4, 3 }, 21) \ } #define V4L2_DV_BT_CEA_720X576P50 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(720, 576, 0, 0, \ 27000000, 12, 64, 68, 5, 5, 39, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_PICTURE_ASPECT | \ V4L2_DV_FL_HAS_CEA861_VIC, { 4, 3 }, 17) \ } #define V4L2_DV_BT_CEA_1280X720P24 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 720, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 59400000, 1760, 40, 220, 5, 5, 20, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 60) \ } #define V4L2_DV_BT_CEA_1280X720P25 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 720, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 74250000, 2420, 40, 220, 5, 5, 20, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 61) \ } #define V4L2_DV_BT_CEA_1280X720P30 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 720, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 74250000, 1760, 40, 220, 5, 5, 20, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 62) \ } #define V4L2_DV_BT_CEA_1280X720P50 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 720, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 74250000, 440, 40, 220, 5, 5, 20, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 19) \ } #define V4L2_DV_BT_CEA_1280X720P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 720, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 74250000, 110, 40, 220, 5, 5, 20, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 4) \ } #define V4L2_DV_BT_CEA_1920X1080P24 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1080, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 74250000, 638, 44, 148, 4, 5, 36, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 32) \ } #define V4L2_DV_BT_CEA_1920X1080P25 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1080, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 74250000, 528, 44, 148, 4, 5, 36, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 33) \ } #define V4L2_DV_BT_CEA_1920X1080P30 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1080, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 74250000, 88, 44, 148, 4, 5, 36, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 34) \ } #define V4L2_DV_BT_CEA_1920X1080I50 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1080, 1, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 74250000, 528, 44, 148, 2, 5, 15, 2, 5, 16, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_HALF_LINE | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 20) \ } #define V4L2_DV_BT_CEA_1920X1080P50 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1080, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 148500000, 528, 44, 148, 4, 5, 36, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 31) \ } #define V4L2_DV_BT_CEA_1920X1080I60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1080, 1, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 74250000, 88, 44, 148, 2, 5, 15, 2, 5, 16, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | \ V4L2_DV_FL_HALF_LINE | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 5) \ } #define V4L2_DV_BT_CEA_1920X1080P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1080, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 148500000, 88, 44, 148, 4, 5, 36, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 16) \ } #define V4L2_DV_BT_CEA_3840X2160P24 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(3840, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 297000000, 1276, 88, 296, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC | V4L2_DV_FL_HAS_HDMI_VIC, \ { 0, 0 }, 93, 3) \ } #define V4L2_DV_BT_CEA_3840X2160P25 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(3840, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 297000000, 1056, 88, 296, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_CEA861_VIC | \ V4L2_DV_FL_HAS_HDMI_VIC, { 0, 0 }, 94, 2) \ } #define V4L2_DV_BT_CEA_3840X2160P30 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(3840, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 297000000, 176, 88, 296, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC | V4L2_DV_FL_HAS_HDMI_VIC, \ { 0, 0 }, 95, 1) \ } #define V4L2_DV_BT_CEA_3840X2160P50 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(3840, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 594000000, 1056, 88, 296, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 96) \ } #define V4L2_DV_BT_CEA_3840X2160P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(3840, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 594000000, 176, 88, 296, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 97) \ } #define V4L2_DV_BT_CEA_4096X2160P24 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(4096, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 297000000, 1020, 88, 296, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC | V4L2_DV_FL_HAS_HDMI_VIC, \ { 0, 0 }, 98, 4) \ } #define V4L2_DV_BT_CEA_4096X2160P25 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(4096, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 297000000, 968, 88, 128, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 99) \ } #define V4L2_DV_BT_CEA_4096X2160P30 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(4096, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 297000000, 88, 88, 128, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 100) \ } #define V4L2_DV_BT_CEA_4096X2160P50 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(4096, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 594000000, 968, 88, 128, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 101) \ } #define V4L2_DV_BT_CEA_4096X2160P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(4096, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 594000000, 88, 88, 128, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 102) \ } /* VESA Discrete Monitor Timings as per version 1.0, revision 12 */ #define V4L2_DV_BT_DMT_640X350P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(640, 350, 0, V4L2_DV_HSYNC_POS_POL, \ 31500000, 32, 64, 96, 32, 3, 60, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_640X400P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(640, 400, 0, V4L2_DV_VSYNC_POS_POL, \ 31500000, 32, 64, 96, 1, 3, 41, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_720X400P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(720, 400, 0, V4L2_DV_VSYNC_POS_POL, \ 35500000, 36, 72, 108, 1, 3, 42, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } /* VGA resolutions */ #define V4L2_DV_BT_DMT_640X480P60 V4L2_DV_BT_CEA_640X480P59_94 #define V4L2_DV_BT_DMT_640X480P72 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(640, 480, 0, 0, \ 31500000, 24, 40, 128, 9, 3, 28, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_640X480P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(640, 480, 0, 0, \ 31500000, 16, 64, 120, 1, 3, 16, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_640X480P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(640, 480, 0, 0, \ 36000000, 56, 56, 80, 1, 3, 25, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } /* SVGA resolutions */ #define V4L2_DV_BT_DMT_800X600P56 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(800, 600, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 36000000, 24, 72, 128, 1, 2, 22, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_800X600P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(800, 600, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 40000000, 40, 128, 88, 1, 4, 23, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_800X600P72 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(800, 600, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 50000000, 56, 120, 64, 37, 6, 23, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_800X600P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(800, 600, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 49500000, 16, 80, 160, 1, 3, 21, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_800X600P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(800, 600, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 56250000, 32, 64, 152, 1, 3, 27, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_800X600P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(800, 600, 0, V4L2_DV_HSYNC_POS_POL, \ 73250000, 48, 32, 80, 3, 4, 29, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_848X480P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(848, 480, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 33750000, 16, 112, 112, 6, 8, 23, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1024X768I43 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1024, 768, 1, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 44900000, 8, 176, 56, 0, 4, 20, 0, 4, 21, \ V4L2_DV_BT_STD_DMT, 0) \ } /* XGA resolutions */ #define V4L2_DV_BT_DMT_1024X768P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1024, 768, 0, 0, \ 65000000, 24, 136, 160, 3, 6, 29, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1024X768P70 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1024, 768, 0, 0, \ 75000000, 24, 136, 144, 3, 6, 29, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1024X768P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1024, 768, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 78750000, 16, 96, 176, 1, 3, 28, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1024X768P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1024, 768, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 94500000, 48, 96, 208, 1, 3, 36, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1024X768P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1024, 768, 0, V4L2_DV_HSYNC_POS_POL, \ 115500000, 48, 32, 80, 3, 4, 38, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } /* XGA+ resolution */ #define V4L2_DV_BT_DMT_1152X864P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1152, 864, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 108000000, 64, 128, 256, 1, 3, 32, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1280X720P60 V4L2_DV_BT_CEA_1280X720P60 /* WXGA resolutions */ #define V4L2_DV_BT_DMT_1280X768P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 768, 0, V4L2_DV_HSYNC_POS_POL, \ 68250000, 48, 32, 80, 3, 7, 12, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1280X768P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 768, 0, V4L2_DV_VSYNC_POS_POL, \ 79500000, 64, 128, 192, 3, 7, 20, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1280X768P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 768, 0, V4L2_DV_VSYNC_POS_POL, \ 102250000, 80, 128, 208, 3, 7, 27, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1280X768P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 768, 0, V4L2_DV_VSYNC_POS_POL, \ 117500000, 80, 136, 216, 3, 7, 31, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1280X768P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 768, 0, V4L2_DV_HSYNC_POS_POL, \ 140250000, 48, 32, 80, 3, 7, 35, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1280X800P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 800, 0, V4L2_DV_HSYNC_POS_POL, \ 71000000, 48, 32, 80, 3, 6, 14, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1280X800P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 800, 0, V4L2_DV_VSYNC_POS_POL, \ 83500000, 72, 128, 200, 3, 6, 22, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1280X800P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 800, 0, V4L2_DV_VSYNC_POS_POL, \ 106500000, 80, 128, 208, 3, 6, 29, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1280X800P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 800, 0, V4L2_DV_VSYNC_POS_POL, \ 122500000, 80, 136, 216, 3, 6, 34, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1280X800P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 800, 0, V4L2_DV_HSYNC_POS_POL, \ 146250000, 48, 32, 80, 3, 6, 38, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1280X960P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 960, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 108000000, 96, 112, 312, 1, 3, 36, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1280X960P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 960, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 148500000, 64, 160, 224, 1, 3, 47, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1280X960P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 960, 0, V4L2_DV_HSYNC_POS_POL, \ 175500000, 48, 32, 80, 3, 4, 50, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } /* SXGA resolutions */ #define V4L2_DV_BT_DMT_1280X1024P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 1024, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 108000000, 48, 112, 248, 1, 3, 38, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1280X1024P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 1024, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 135000000, 16, 144, 248, 1, 3, 38, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1280X1024P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 1024, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 157500000, 64, 160, 224, 1, 3, 44, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1280X1024P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 1024, 0, V4L2_DV_HSYNC_POS_POL, \ 187250000, 48, 32, 80, 3, 7, 50, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1360X768P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1360, 768, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 85500000, 64, 112, 256, 3, 6, 18, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1360X768P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1360, 768, 0, V4L2_DV_HSYNC_POS_POL, \ 148250000, 48, 32, 80, 3, 5, 37, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1366X768P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1366, 768, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 85500000, 70, 143, 213, 3, 3, 24, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1366X768P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1366, 768, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 72000000, 14, 56, 64, 1, 3, 28, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, V4L2_DV_FL_REDUCED_BLANKING) \ } /* SXGA+ resolutions */ #define V4L2_DV_BT_DMT_1400X1050P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1400, 1050, 0, V4L2_DV_HSYNC_POS_POL, \ 101000000, 48, 32, 80, 3, 4, 23, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1400X1050P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1400, 1050, 0, V4L2_DV_VSYNC_POS_POL, \ 121750000, 88, 144, 232, 3, 4, 32, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1400X1050P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1400, 1050, 0, V4L2_DV_VSYNC_POS_POL, \ 156000000, 104, 144, 248, 3, 4, 42, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1400X1050P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1400, 1050, 0, V4L2_DV_VSYNC_POS_POL, \ 179500000, 104, 152, 256, 3, 4, 48, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1400X1050P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1400, 1050, 0, V4L2_DV_HSYNC_POS_POL, \ 208000000, 48, 32, 80, 3, 4, 55, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } /* WXGA+ resolutions */ #define V4L2_DV_BT_DMT_1440X900P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1440, 900, 0, V4L2_DV_HSYNC_POS_POL, \ 88750000, 48, 32, 80, 3, 6, 17, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1440X900P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1440, 900, 0, V4L2_DV_VSYNC_POS_POL, \ 106500000, 80, 152, 232, 3, 6, 25, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1440X900P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1440, 900, 0, V4L2_DV_VSYNC_POS_POL, \ 136750000, 96, 152, 248, 3, 6, 33, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1440X900P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1440, 900, 0, V4L2_DV_VSYNC_POS_POL, \ 157000000, 104, 152, 256, 3, 6, 39, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1440X900P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1440, 900, 0, V4L2_DV_HSYNC_POS_POL, \ 182750000, 48, 32, 80, 3, 6, 44, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1600X900P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1600, 900, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 108000000, 24, 80, 96, 1, 3, 96, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, V4L2_DV_FL_REDUCED_BLANKING) \ } /* UXGA resolutions */ #define V4L2_DV_BT_DMT_1600X1200P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1600, 1200, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 162000000, 64, 192, 304, 1, 3, 46, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1600X1200P65 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1600, 1200, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 175500000, 64, 192, 304, 1, 3, 46, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1600X1200P70 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1600, 1200, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 189000000, 64, 192, 304, 1, 3, 46, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1600X1200P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1600, 1200, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 202500000, 64, 192, 304, 1, 3, 46, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1600X1200P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1600, 1200, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 229500000, 64, 192, 304, 1, 3, 46, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1600X1200P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1600, 1200, 0, V4L2_DV_HSYNC_POS_POL, \ 268250000, 48, 32, 80, 3, 4, 64, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } /* WSXGA+ resolutions */ #define V4L2_DV_BT_DMT_1680X1050P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1680, 1050, 0, V4L2_DV_HSYNC_POS_POL, \ 119000000, 48, 32, 80, 3, 6, 21, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1680X1050P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1680, 1050, 0, V4L2_DV_VSYNC_POS_POL, \ 146250000, 104, 176, 280, 3, 6, 30, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1680X1050P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1680, 1050, 0, V4L2_DV_VSYNC_POS_POL, \ 187000000, 120, 176, 296, 3, 6, 40, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1680X1050P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1680, 1050, 0, V4L2_DV_VSYNC_POS_POL, \ 214750000, 128, 176, 304, 3, 6, 46, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1680X1050P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1680, 1050, 0, V4L2_DV_HSYNC_POS_POL, \ 245500000, 48, 32, 80, 3, 6, 53, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1792X1344P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1792, 1344, 0, V4L2_DV_VSYNC_POS_POL, \ 204750000, 128, 200, 328, 1, 3, 46, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1792X1344P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1792, 1344, 0, V4L2_DV_VSYNC_POS_POL, \ 261000000, 96, 216, 352, 1, 3, 69, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1792X1344P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1792, 1344, 0, V4L2_DV_HSYNC_POS_POL, \ 333250000, 48, 32, 80, 3, 4, 72, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1856X1392P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1856, 1392, 0, V4L2_DV_VSYNC_POS_POL, \ 218250000, 96, 224, 352, 1, 3, 43, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1856X1392P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1856, 1392, 0, V4L2_DV_VSYNC_POS_POL, \ 288000000, 128, 224, 352, 1, 3, 104, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1856X1392P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1856, 1392, 0, V4L2_DV_HSYNC_POS_POL, \ 356500000, 48, 32, 80, 3, 4, 75, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1920X1080P60 V4L2_DV_BT_CEA_1920X1080P60 /* WUXGA resolutions */ #define V4L2_DV_BT_DMT_1920X1200P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1200, 0, V4L2_DV_HSYNC_POS_POL, \ 154000000, 48, 32, 80, 3, 6, 26, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1920X1200P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1200, 0, V4L2_DV_VSYNC_POS_POL, \ 193250000, 136, 200, 336, 3, 6, 36, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1920X1200P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1200, 0, V4L2_DV_VSYNC_POS_POL, \ 245250000, 136, 208, 344, 3, 6, 46, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1920X1200P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1200, 0, V4L2_DV_VSYNC_POS_POL, \ 281250000, 144, 208, 352, 3, 6, 53, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1920X1200P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1200, 0, V4L2_DV_HSYNC_POS_POL, \ 317000000, 48, 32, 80, 3, 6, 62, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1920X1440P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1440, 0, V4L2_DV_VSYNC_POS_POL, \ 234000000, 128, 208, 344, 1, 3, 56, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1920X1440P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1440, 0, V4L2_DV_VSYNC_POS_POL, \ 297000000, 144, 224, 352, 1, 3, 56, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1920X1440P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1440, 0, V4L2_DV_HSYNC_POS_POL, \ 380500000, 48, 32, 80, 3, 4, 78, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_2048X1152P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(2048, 1152, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 162000000, 26, 80, 96, 1, 3, 44, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, V4L2_DV_FL_REDUCED_BLANKING) \ } /* WQXGA resolutions */ #define V4L2_DV_BT_DMT_2560X1600P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(2560, 1600, 0, V4L2_DV_HSYNC_POS_POL, \ 268500000, 48, 32, 80, 3, 6, 37, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_2560X1600P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(2560, 1600, 0, V4L2_DV_VSYNC_POS_POL, \ 348500000, 192, 280, 472, 3, 6, 49, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_2560X1600P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(2560, 1600, 0, V4L2_DV_VSYNC_POS_POL, \ 443250000, 208, 280, 488, 3, 6, 63, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_2560X1600P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(2560, 1600, 0, V4L2_DV_VSYNC_POS_POL, \ 505250000, 208, 280, 488, 3, 6, 73, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_2560X1600P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(2560, 1600, 0, V4L2_DV_HSYNC_POS_POL, \ 552750000, 48, 32, 80, 3, 6, 85, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } /* 4K resolutions */ #define V4L2_DV_BT_DMT_4096X2160P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(4096, 2160, 0, V4L2_DV_HSYNC_POS_POL, \ 556744000, 8, 32, 40, 48, 8, 6, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_4096X2160P59_94_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(4096, 2160, 0, V4L2_DV_HSYNC_POS_POL, \ 556188000, 8, 32, 40, 48, 8, 6, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } /* SDI timings definitions */ /* SMPTE-125M */ #define V4L2_DV_BT_SDI_720X487I60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(720, 487, 1, \ V4L2_DV_HSYNC_POS_POL, \ 13500000, 16, 121, 0, 0, 19, 0, 0, 19, 0, \ V4L2_DV_BT_STD_SDI, \ V4L2_DV_FL_FIRST_FIELD_EXTRA_LINE) \ } #endif